Advance Innovation Centre

⌘Ctrlk

Advance Innovation Centre

AIC Knowledge @ EEC for All
- Verilog HDL via Vivado IDE
  LAB1: Setting Environment and Create Project
  LAB2: Hardware Description Language Work Flow
  LAB3: Design HDL Project
  LAB4: Asynchronous VS Synchronous Circuit
  Simulation Synchronous counter
- C/C++ Programming on Ultra96v2 FPGA Board

Powered by GitBook

Was this helpful?

For the complete documentation index, see llms.txt. This page is also available as Markdown.

⚙️FPGA Design and Development
Verilog HDL via Vivado IDE
LAB4: Asynchronous VS Synchronous Circuit

Simulation Synchronous counter

PreviousLAB4: Asynchronous VS Synchronous Circuit NextC/C++ Programming on Ultra96v2 FPGA Board

Last updated 5 years ago

Was this helpful?

Assoc. Prof. Wiroon Sriborrirux, Founder of Advance Innovation Center (AIC) and Bangsaen Design House (BDH), Electrical Engineering Department, Faculty of Engineering, Burapha University

Was this helpful?